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To making the digital hardware reversible, the hardare must 
not only logically reversible but also must be physically 
reversible[3]. So, by making the digital hardwrare reversible, 
they will dissipates very less heat or ideally no heat or 
doesn’t lost information i.e. they becomes adiabatic cirrcuits 
which recycles their energy.  
There are numbers of scientist/ Researchers who are 
working on the different levels of the different field of 
energy loss reduction. The designing approach of any digital 
hardware is shown below. 
This paper is organize in a manner that the section 2 will 
describe the loical reversibility at the gate level and also 
illustrate some reversible gates from the literatures.Section 3 
will give the idea of physical implementation of the 
reversible hardware by adiabatic logic. This section also 
explaine the contradiction with a statement regarding the 
Reversible inverter. The last section concludes the paper. 
II. LOGICAL REVERSIBLE 
In case of designing any digital hardware, a hardware 
designer has to go for the subsystem design for the physical 
implementation. In this section we discuss about the gate 
level designing approach for the designing of reversible 
subsyatems. For the designing of the reversible subsyestem, 
the designer has to use different reversible gates which are 
the gates having one to one mapping between inputs and 
outputs or there are same number of inputs and outputs and 
the input can be retrievable by outputs[7-9]. These gates are 
diffrnent from the conventional gates because the 
conventional gates or irreversible gates can not regenerate its 
input by output But rversible can do so.The conventional 
inverter (NOT gate) is a reversible gate because it full fill the 
criteria of reversiblity i.e. having same number of input and 
output and the input can be regenerated by output[7-9]. But 
the other gates (NAND, NOR, AND, OR etc.) are not 
reversible. 
There are numbers of reversible gates in the literature and 
their efficiency is based on the paramereter “Quantum Cost” 
which is a very important parameter in the reversible gate. 
Even there are numbers of parameters of the reversible gates 
which are describes as follows.  
Constant Input (CO): The number of inputs that are kept 
constant ( 0 or 1) for synthesis the given functions[9]. 
Quantum Cost (QC): The number of reversible gates ( 1×1 
or 2×2 ) to realize the circuit is known  as quantum cost[9]. 
Garbage Output (GO): The number of outputs that are not 
primary is known as Garbagr outputs[9]. 
I.1 Reversible Logic Gates: 
Different types of reversible gates in the literature are as 
follows: 
Feyman Gate[5]:- Fig.2 shows the 2×2 reversible gate called 
Feynman gate . Feynman gate is also recognised as : 
controlled- not gate (CNOT). It has two inputs (A, B) and 
two outputs (P, Q). The outputs are defined by P=A, Q=A 
XOR B .This gate can be used to copy a signal. Since fan-
out is not allowed in reversible logic circuits, the Feynman 
gate is used as the fan-out gate to copy a signal.Quantum 
cost of a Feynman gate is 1. 
Fig.2 Feynman Gate 
Truth Table of Feynman gate 
Input 
state 
Inputs Outputs Output 
state A B P Q 
A 0 0 0 0 a 
B 0 1 0 1 b 
C 1 0 1 1 d 
D 1 1 1 0 c 
 
As we can see from the truth table, the inputs can be 
recovered if we apply output state at input side . 
Toffoli gate[4]: Toffoli gate is one of the example for (3, 3) 
reversible gates . Fig.3 shows the Toffoli gate. Toffoli gate is 
also known as two controlled NOT (2-CNOT). 
Fig.3 Toffoli Gate 
Fredkin gate [4]: Fredkin gate is a (3, 3) reversible gate 
which realizes P=A, Q=A’B XOR AC and R=A’C XOR AB 
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where (A, B, C) is the input vector and (P, Q, R) is the 
output vector. Fredkin gate is also self-reversible. 
 
Fig.4 Fredkin gate 
Peres gate[6]: Peres gate is another important gate which has 
a low quantum cost as compared to other Gate . It is shown 
in Fig.5. 
 
Fig.5 Peres Gate 
New gate [9]:  
 
 Fig.6 New Gate 
TSG gate[9]:  
Fig.7 TSG Gate 
MKG gate[9]:  
 
Fig.8 MKG Gate 
So far, we have explained the different structures of the 
reversible gates and from the differnet figures we can see 
that the numbers of garbege outputs are produced by 
constant inputs which is a main problem of the reversible 
logical gates.  
III. PHYSICAL REVERSIBLE 
As we have discussed in the starting section that, for making 
any circuit reversible, it must be reversible logically as well 
as physically. So, in the next we are discussing the physical 
reversiblity of a digital electronic hardware. 
Physically reversiblity of a digital hardware can be defined 
in a way of system behaviour that it must be run backward 
also that is if a system runs backward without loss of energy 
that system is physically reversible[4]. In the beginning of 
the paper we demonstrated a leveling figure i.e. fig.1 which 
shows the different levels for designing any digital 
hardware. The gate level designing approach has been 
already discussed in the last section by the different 
strucuture or types of reversible logic gate. After that part, 
the physical implementation is start.  
Now a days, at the transitor level design or at physical level 
design the designer uses CMOS due of their low power 
dissipation. But there are still some losses in that design 
when they switch that is why we force to use reversible 
logic. To understand the complete physical reversibility we 
are taking an example of CMOS invereter which is a 
reversible in nature because of same number of inputs and 
outputs and the input can be retreived by output. Now, we 
check whether this CMOS inverter which is a logically 
reversible is also physical reversible or not? 
Let a CMOS inverter showing in fig. 9 
Fig.9 conventional CMOS gate  
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IV. CONCLUSION
In this paper, the authors gives
about the logically reversibility 
The interconnection of logica
reversibility, CMOS and 
thermodynamics is given in the p
The authors also shows the struct
logical and physical manner and
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adiabatic reversible CMOS logic
for power reduction. 
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